



N-Channel and P-Channel Complementary Power MOSFET

Product Summary



TO-252-4L



NMOS

- V_{DS} 30V
- I_D 12A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $<30\text{mohm}$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<45\text{mohm}$

PMOS

- V_{DS} -30V
- I_D -8A
- $R_{DS(ON)}$ (at $V_{GS}=-10V$) $<55\text{mohm}$
- $R_{DS(ON)}$ (at $V_{GS}=-4.5V$) $<80\text{mohm}$

- 100% ∇V_{DS} Tested

General Description

- Trench Power LV MOSFET technology
- High density cell design for low $R_{DS(ON)}$
- High Speed switching

Applications

- Wireless charger
- Load switch
- Power management

■ Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-source Voltage	V_{DS}	30	-30	V
Gate-source Voltage	V_{GS}	± 20	± 20	V
Drain Current	I_D	12	-8	A
Pulsed Drain Current ^A	I_{DM}	30	-20	A
Total Power Dissipation	P_D	15	15	W
Thermal Resistance Junction-to-Ambient ^B	$R_{\theta JA}$	62.5	62.5	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range	T_J, T_{STG}	-55~+150	-55~+150	$^\circ\text{C}$

■ N-MOS Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$			1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$			± 100	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	1.5	2.2	V
Static Drain-Source On-Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=5.6\text{A}$		20	30	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=5.0\text{A}$		30	45	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=5.6\text{A}, V_{\text{GS}}=0\text{V}$			1.2	V
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHZ}$		490		pF
Output Capacitance	C_{oss}			92		
Reverse Transfer Capacitance	C_{rss}			69		
Switching Parameters						
Total Gate Charge	Q_{g}	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=15\text{V}, I_{\text{D}}=5.6\text{A}$		5.2		nC
Gate-Source Charge	Q_{gs}			0.9		
Gate-Drain Charge	Q_{gd}			1.2		
Reverse Recovery Charge	Q_{rr}	$I_{\text{F}}=5.6\text{A}, \frac{dI}{dt}=100\text{A/us}$		1.28		ns
Reverse Recovery Time	t_{rr}			16.5		
Turn-on Delay Time	$t_{\text{D(on)}}$	$V_{\text{GS}}=4.5\text{V}, V_{\text{DS}}=15\text{V}, I_{\text{D}}=1\text{A}$ $R_{\text{GEN}}=3\Omega$		4.5		ns
Turn-on Rise Time	t_{r}			2.5		
Turn-off Delay Time	$t_{\text{D(off)}}$			12.8		
Turn-off fall Time	t_{f}			3.5		

A. Pulse Test: Pulse Width $\leq 300\text{us}$, Duty cycle $\leq 2\%$.

B. R_{\thetaJA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{\thetaJC} is guaranteed by design, while R_{\thetaJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

■ P-MOS Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=-30\text{V}, V_{\text{GS}}=0\text{V}$			-1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$			± 100	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1.0	-1.5	-2.4	V
Static Drain-Source On-Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-5.0\text{A}$		43	55	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-4.0\text{A}$		55	80	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=-4\text{A}, V_{\text{GS}}=0\text{V}$			-1.2	V
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=-15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		719		pF
Output Capacitance	C_{oss}			441		
Reverse Transfer Capacitance	C_{rss}			118		
Switching Parameters						
Total Gate Charge	Q_g	$V_{\text{GS}}=-10\text{V}, V_{\text{DS}}=-15\text{V}, I_{\text{D}}=-5.1\text{A}$		27		nC
Gate-Source Charge	Q_{gs}			2.6		
Gate-Drain Charge	Q_{gd}			6.6		
Turn-on Delay Time	$t_{\text{D(on)}}$	$V_{\text{GS}}=-10\text{V}, V_{\text{DS}}=-15\text{V}, I_{\text{D}}=-1\text{A}$ $R_{\text{GEN}}=6\Omega$		8		ns
Turn-on Rise Time	t_r			15		
Turn-off Delay Time	$t_{\text{D(off)}}$			77		
Turn-off fall Time	t_f			42		

C. Pulse Test: Pulse Width $\leq 300\text{us}$, Duty cycle $\leq 2\%$.

D. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

■ N-MOS Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance




Figure6. Drain-Source on Resistance




Figure7. Safe Operation Area




Figure8. Switching wave

■ P-MOS Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance




Figure6. Drain-Source on Resistance




Figure7. Safe Operation Area




Figure8. Switching wave

■ TO-252-4L Package information

